

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

re Application of

TIF-15767A

Examiner: D. Tran

Serial No.: 08/890,894

Gerard Chauvel, et al.

Art Unit: 2186

Filed: 07/10/97

Conf. No.: 5253

For:

MULTIPLE PROCESSOR APPARATUS HAVING A **PROTOCOL** PROCESSOR INTENDED FOR THE EXECUTION OF A COLLECTION OF INSTRUCTIONS IN A REDUCED NUMBER OF OPERATIONS

RECEIVED

<u>AMENDMENT - 37 C.F.R. § 1.111</u>

SEP 1 4 2001

Technology Center 2100

Assistant Commissioner for Patents

Washington, D.C. 20231

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(A)

I hereby certify that the above correspondence is being deposited with the U.S. Postal Serve as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents Washington, DC 20231

Dear Sir:

Responsive to the Office Action dated May 15, 2001, and the Office Communication dated August 14, 2001, please amend the above-identified application as follows:

IN THE SPECIFICATION: (marked-up version)

Page 1, lines 1-6, change:

The present invention relates to processors and more particularly concerns protocol processors.

The tendency to denser and denser integration of computer hardware leads to the requirement to have greater and greater computational power available for this hardware.] to instead be: